BITS Pilani

  • Page last updated on Monday, February 12, 2024

You are here:

  • Home
  • EMBEDDED SYSTEMS

Embedded Systems

banner
Embedded Systems

Embedded Systems

An embedded system is a special-purpose system in which the computer is completely encapsulated by the device it controls. Unlike a general-purpose computer, such as a personal computer, an embedded system performs pre-defined tasks, usually with very specific requirements. Since the system is dedicated to a specific task, design engineers can optimize it, reducing the size and cost of the product. Research Areas include Processors and IC Design, System Software,Reconfigurable Computing Hardware, Sensor Networks, Low Cost-Low Power Systems, Commmunication Protocols,Embedded Internals and many more.
 
 

Subareas

  • Wearable Embedded System
  • Microcontroller Based System Design
  • Biomedical Devices
  • Real Time Operating Systems
  • FPGA Based Design (Reconfigurable Computing) 
  • Vehicular Electronics
  • Smart Devices 

Faculty Involved

Dr. S Gurunarayanan, Dr. Chandra Shekhar, Dr. Raj Singh, Dr. Anu Gupta, Dr. Abhijit Asati,
Dr. Meetha V Shenoy, Dr. G Sai Sesha Chalapathi, Dr. Vinay Chamola,  Dr. Nitin Chaturvedi

 
 

Sponsored Projects

  1. Design and Development of Soft-robotic System for selective Harvesting of coffee cherries
Amount: 39.77 Lakhs
Sponsored by Department of Science and Technology (DST)
PI: Dr. Meetha Shenoy
Co PI- Dr. Nitin Chaturvedi 
Duration: 2020-23
Status: Ongoing
 
  2. Crime Analysis and study for safe cities with emphasis on women safety using technology and societal   participation
Amount: 5.25 lakhs
Funding by: ICSSR Impactful Policy Research in Social Science (IMPRESS)
PI- Prof. Anu Gupta
Co- PI: Dr. Meetha Shenoy
Duration: 2018-20
Status: Ongoing 
 
 

Publications

Dr. Meetha Shenoy:
  
Journals: 
 

1. Meetha V Shenoy, Karuppiah, A., & Manjarekar, N. (2019). A lightweight ANN based robust localization technique for rapid deployment of autonomous systems. Journal of Ambient Intelligence and Humanized Computing. https://doi.org/10.1007/s12652-019-01331-0  (SCI Indexed)

2.Meetha V Shenoy, K R Anupama, ”Swarm-Sync: A distributed global time synchronization framework for swarm robotic systems” in Pervasive and Mobile Computing, Elsevier, Pervasive and Mobile Computing 44C (2018) pp. 1-30. (SCI Indexed)

3. Meetha V Shenoy, K R Anupama, ”DTTA- Distributed,Time-division Multiple access based Task Allocation Framework for Swarm Robots” -Defence Science Journal . May2017, Vol.67 Issue 3, p316-324. 9p. (SCI Indexed) 
 
 
Conferences: 
 
1. M. V. Shenoy, K. R. Anupama, N. Manjrekar and M. M. Shamsi, "Indoor localization in NLOS conditions using asynchronous WSN and neural network," 2017 International Conference on Communication and Signal Processing (ICCSP), CHENNAI, India, 2017, pp. 2130-2134. doi: 10.1109/ICCSP.2017.8286782
 
2.  K. R. Anupama, M. V. Shenoy and S. S. R. CH, ”BSwarm robot — A low cost mobile wireless sensor research platform using COTS products,” 2015 IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems (SPICES), Kozhikode, 2015, pp. 1-5. doi: 10.1109/SPICES.2015.7091533.
 
3.  Anupama, K.R., M. V. Shenoy, and S. S. Reddy, “Platform for biomimetic swarms,” in ACM Proceedings of the 2015 Conference on Advances In Robotics (AIR), Goa, 2015, pp. 1-6. DOI: http://dx.doi.org/10.1145/2783449.2783513.

 

4.      Anupama, K.R., Reddy, C.S.S., and M. V. Shenoy, ”FlexEye — A flexible camera mote for sensor networks,” 2015 2nd International Conference on Signal Processing and Integrated Networks (SPIN), Noida, 2015, pp. 1010-1015.doi: 10.1109/SPIN.2015.7095332.

 

5.      M. V. Shenoy, K. S. Varghese and M. S. Upadhyaya, "A 8-bit SAR ADC using current mode approach for bio-medical applications," 2014 IEEE National Conference on Communication, Signal Processing and Networking (NCCSN), Palakkad, 2014, pp. 1-5. doi: 10.1109/NCCSN.2014.7001152 
 
Dr. Nitin Chaturvedi:
  
Journals: 
 

  1. Smita Pareek, Nitin Chaturvedi, Ratna Dahiya, “Optimal Interconnections to address partial shading losses in solar photovoltaic arrays” Journal of Solar Energy, Elsevier, Volume 155, pp. 537-551, October 2017. (SCI)

  1. Pranshu, Shaishta, Nitin, S Gurunarayanan, “An Exploration of Neuromorphic Systems and Related Design Issues/Challenges in Dark Silicon Era” in 3rd International Conference on Communication Systems, ICCS-2017, 14-16 October 2017, BKBIET, Pilani, India. (accepted)

  1. Nitin Chaturvedi, Ajay Shekhawat, Bhavesh Verma, Sachin Belgamwar, Navneet Gupta, “Investigation & Design Challenges of Advance Sensor/Material Selection for IoT based Protective Gears for Training/Impact scoring in Taekwondo”, in International Conference on Sports Engineering, ICSE-2017, 23-25 October 2017, Jaipur, India. (accepted)

  1. Suvi Jain, Nitin Chaturvedi, S Gurunarayanan, “Design and Analysis of 6T SRAM Cell with NBL Write Assist Technique Using FinFET” in International Conference on Computer, Communications and Electronics, COMPTELIX 2017, 1-2 July 2017, Jaipur. (IEEE-Xplore)

  1. Divya Suneja, Nitin Chaturvedi, S Gurunarayanan, “A Comparative Analysis of Read/Write Assist Techniques on Performance & Margin in 6T SRAM Cell Design” in International Conference on Computer, Communications and Electronics, COMPTELIX 2017, 1-2 July 2017, Jaipur. (IEEE -Xplore)

  1. Pranshu, Shaishta, Nitin Chaturvedi, S Gurunarayanan, “An Investigation of Power-Performance Aware Accelerator/Core Allocation Challenges in Dark Silicon Heterogeneous Systems” in 2nd IEEE International symposium on nanoelectronic and information systems, IEEE-INIS-2016, 19-21 December 2016, IIITM Gwalior. (IEEE-Xplore)

  1. Nikunj, Nitin Chaturvedi, S Gurunarayanan, “Design Of Non-Volatile Asynchronous Circuit Using CMOS-FDSOI/FinFET Technologies” in IEEE International Conference on Computing, Analytics and Security Trends, CAST-2016, 19-21 December 2016, Pune. (IEEE-Xplore)

  1. Nitin Chaturvedi, Arun Subramanian, S Gururnarayanan, “Selective cache line replication scheme in Shared Last Level Cache”, in Procedia of Computer Science, Elsevier, Volume 46, pp.1095-1107, 2015. (Scopus)

  2. Nitin Chaturvedi, Arun Subramanian, S Gururnarayanan, “An Efficient data access policy for shared last Level Cache”, in WSEAS transaction on computers, Volume 14, 2015.

  3. Nitin Chaturvedi, S Gurunaryanan, “An Efficient adaptive block pinning for multi-core architectures”, in Journal of Microprocessor and Microsystems, Elsevier, Volume 39, Issue 3, 2015. (SCI)

  4. Nitin Chaturvedi, S Gurunaryanan “An Adaptive Migration-Replication Scheme (AMR) for Shared Cache in Chip Multiprocessors” in Journal of Parallel Computing, Springer, Volume 71, Issue 10, pp. 3904-3933, October 2015. (SCI

  5. Nitin Chaturvedi, S Gurunaryanan “An A Locality-Aware Variable Granularity Cache Architecture” revision submitted in Electronics Letter-IET on January 2015(communicated).

  6. Nitin Chaturvedi, S Gururnarayanan, “Adaptive Block Pinning: A Novel Shared Cache Partitioning Techniques for CMP” in European Journal of Scientific Research, Volume 117, Issue 1, June 2014.

  7. Harshul gupta, Akshay Verma, Nitin Chaturvedi, Yashvardhan S. Rajawat and Nidhi Chaturvedi, “Dependence of GaN HEMTs performance on the passivated Dielectric properties”, International conference on Nanoscience & Engineering Applications ICONSEA 2014 (India), 26-28 June 2014, Hyderabad, India.

  1. Nitin Chaturvedi, S Gurunarayanan, “An Adaptive Block Pinning Cache for Reducing Network Traffic in Multi-Core Architectures” 2013 IEEE International Conference on Computational Intelligence and Communication Network, ICCN- 2013, September 27-29, 2013. (IEEE –Xplore)

  2. Nitin Chaturvedi, S Gurunarayanan, “An Adaptive Cache Coherence Protocol with adaptive Cache for Multi-core Architectures” in proceedings of International Conference on Advanced Electronic Systems, ICAES-2013 September 21-23, 2013. (IEEE –Xplore)

  1. Nitin Chaturvedi, S Gururnarayanan, “Study of Various Factors Affecting performance of Multi-core architectures” in International Journal of Distributed and Parallel Systems, Volume 4, No 4, July 2013.

  2. Ishit Makwana, Shruti Mittal, Nitin Chaturvedi and Nidhi Chaturvedi, “Optimization of AlGaN/GaN HEMT based PH sensor for breast cancer detection”, 37th workshop on compound semiconductor devices and Integrated circuits, 26-29 May. 2013, pp 85-86 Warnemuende, Germany.

  1. Ishit Makwana, Shruti Mittal, Nitin Chaturvedi and Nidhi Chaturvedi, “Role of sensing parameters in Breast Cancer detection using GaN HEMTs”, International conference on Emerging Technologies: Micro to Nano 2013, 23-24 Feb 2013, pp. 329-330, Goa, India.

  1. Niketa Sharma, Diksha Joshi, Nitin Chaturvedi and Nidhi Chaturvedi, “Recess dependent AlGaN/GaN HEMT performance”, International conference on Emerging Technologies: Micro to Nano 2013, 23-24 Feb 2013, pp. 325-326 Goa, India.

  1. Nitin Chaturvedi, Navin Rohila, Subhasmita Baro and Nidhi Chaturvedi, “Investigation on doping configurations in Gallium Nitride HEMTs epitaxial design for biosensing”, 11th Expert Evaluation and control of compound semiconductor materials and technologies, 30th May- 1st June 2012, Porquerolles, France.

  1. Nitin Chaturvedi, Subhasmita Baro, Navin Rohila, and Nidhi Chaturvedi, “Simulation of AlGaN/GaN HEMTs epitaxial layers for Biosensing applications”, 36th workshop on compound semiconductor devices and Integrated circuits, 28-30 May 2012, Porquerolles, France.

  1. Nitin Chaturvedi, Prashant Gupta, S Gurunarayanan, “Efficient Cache Migration Policy for Chip Multi-Processors” 2011 IEEE International Conference on Computational Intelligence and Computing Research, ICCIC-11, 15-18 December 2011.

  2. Nitin Chaturvedi, Jithin Thomas, S Gururnarayanan, “Adaptive block pinning based: Dynamic cache partitioning for multi-core architectures” in International Journal of Computer science & Information Technology (IJCSIT), Volume 2, No 6, December 2010.

  3. Jithin P. Thomas, K.R.S.N. Kumar, Vamsidhar Addanki, Nitin Chaturvedi , Anu Gupta, “Hardware Implementation Of A Biometric Fingerprint Identification System With Embedded Matlab”, in International Conference on Advances in Recent Technologies in Communication and Computing ,16-17 October 2010. (IEEE-Xplore)

  1. Nitin Chaturvedi, Jithin Thomas, S Gururnarayanan, “Adaptive Zone-Aware Multi-bank on Chip last level L2 cache Partitioning for Chip Multiprocessors” in International Journal of Computer Applications ,Volume 6, No-9, September 2010.

  2. Smita Pareek, Nitin Chaturvedi, H.D.Mathur and P.S.Bhatnagar, “Comparison and Performance Analysis of PID Controller and Fuzzy Controller for Electrical DC Drives” International Journal of Computer Engineering and Information Technology, Volume 23, Issue No. 1, pp. 1-6, May 2010.

  3. Nitin Chaturvedi, Pradeep Harinderan, S Gururnarayanan, “A Novel shared L2 NUCA cache partitioning scheme for Multi-core Architectures” in proceedings of International Conference on Emerging Trends in Engineering (ICETE), pp. 183-188, Feb 2010.

  4. Vivek Gupta, Anu Gupta, Nitin Chaturvedi, Abhijit Asati, “A novel technique for improvement of power supply rejection ratio in amplifier circuits”, in International Conference on Advances in Computing, Control & Telecommunication Technologies, ACT 2009, 28-29 December 2009, Trivandrum, India. (IEEE-Xplore)

  1. Nitin Chaturvedi, Rakesh Kumar, TSB Sudarshan, “Adaptive Block Pinning for Multi-core Architectures” in proceedings of International Conference on High Performance Computing (HiPC), Dec-2008.

  2. Nitin Chaturvedi, Rakesh Kumar, TSB Sudarshan “Non Inclusion Property in Chip Multiprocessors with Multi-level Cache” in proceedings of National Conference on High Computing Technologies (HCT), p. 87, November 2008.

Dr. GSS Chalapathi:
  
Journals: 
 

1.  GSS Chalapathi, Vinay Chamola, Chen-Khong Tham, S. Gurunarayanan and Nirwan Ansari “An Optimal Delay Aware Task Assignment Scheme for Wireless SDN Networked Edge Cloudlets” Future Generation Computing Systems vol. 102, pp. 862-875, Jan 2020.

2. GSS Chalapathi, Vinay Chamola, S Gurunarayanan and Biplab Sikdar, “E-SATS: An Efficient and Simple Time Synchronization Protocol for Cluster-based Wireless Sensor Networks,” IEEE Sensors Journal, vol. 19, no. 21, pp. 10144-10156, 1 Nov.1, 2019. 

3.   GSS Chalapathi, Bernhard Etzlinger, S Gurunarayanan and Andreas Springer, “Integrated Cooperative Synchronization for Wireless Sensor Networks,” IEEE Wireless Communication Letters, vol. 8, no. 3, pp. 701-704, June 2019.(SCI Indexed IF: 3.096)

4.   GSS Chalapathi, Vinay Chamola and S Gurunarayanan, “A Testbed validated simple time synchronization protocol for clustered wireless sensor networks for IoT,” Journal of Intelligent and Fuzzy Systems, IOS Press, vol. 36, no.5, pp. 4531-4543, 2019.  (SCI Indexed IF: 1.45) 

      5.     Debabrata Sikdar, GSS Chalapathi and V.K. Chaubey, "Bluetooth based e-Tutor System for                      Effective Knowledge Transfer", International Journal of Applied Engineering Research, vol                          6 no.5,2011. 
 
Conferences: 
 

1.   Vikas Hassija, Vinay Chamola, Vatsal Gupta, and G. S. S Chalapathi, “A Blockchain based Framework for Secure Data Offloading in Tactile Internet Environment”, 16th International Wireless Communication and Mobile Computing Conference (IWCMC 2020), Limassol, Cyprus, June 15-19, 2020.

2.   Vikas Hassija, Vinay Chamola, Vatsal Gupta, and G. S. S Chalapathi, “A Framework for Secure Vehicular Network using Advanced Blockchain”, 16th International Wireless Communication and Mobile Computing Conference (IWCMC 2020), Limassol, Cyprus, June 15-19, 2020.

3.   Siddharth Bhatia, Yash Sinha, G S S Chalapathi, R Kumar, “MPI aware routing using SDN”, 26th International Symposium on High-Performance Parallel and Distributed Computing, Washington D.C., USA, June 26-30,  2017.

4.  Yash Sinha, Siddharth Bhatia, G S S Chalapathi, Virendra S Shekhawat., “MPLS based Hybridization in SDN”, Fourth International Conference on Software Defined Systems(SDS-2017), Valencia, Spain, May 8-11, 2017.

5.   V. Chamola, C. K. Tham and GSS Chalapathi, “Latency Aware Mobile Task Assignment and Load Balancing for Edge Cloudlets,” IEEE SmartEdge, Hawaii, USA, Mar. 2017.

6.    R. Manekar, GSS Chalapathi, V. Chamola, K.R. Anupama and S Gurunarayanan, “A Simple Time Synchronization Algorithm for WSNs in Smart Grid Applications,” IEEE Symposium on Emerging Topics in Smart and Sustainable Grids, Singapore, Sept. 2016

      7.   GSS Chalapathi, R. Manekar, V. Chamola, K.R. Anupama and S Gurunarayanan,               "Hardware   Validated Efficient and Simple Time Synchronization Protocol for clustered WSN," IEEE TENCON 2016, Singapore, Nov. 22-25, 2016. 

Research Scholars

Amul Batra, Jyothi Pandey, Abheek Gupta, Prateek sikka, Kanika, Devesh Samaiya

Quick Links

An Institution Deemed to be University estd. vide Sec.3 of the UGC Act,1956 under notification # F.12-23/63.U-2 of Jun 18,1964

© 2024 Centre for Software Development,SDET Unit, BITS-Pilani, India.

Designed and developed by fractal | ink design studios