BITS Pilani

  • Page last updated on Monday, July 11, 2022



Dr. Chetan Kumar Vudadha

Contact Details
Assistant Professor,
H-231, BITS Pilani, Hyderabad Campus,
Jawahar Nagar, Kapra Mandal,
Medchal District-500078,
Phone: 040-66303598
Professional/Academic Profiles: Linkedin Google Scholar Vidwan

  • Ph.D. BITS-Pilani, Hyderabad Campus
  • M.E.(Microelectronics), BITS - Pilani, Hyderabad Campus
  • B.E. (Electronics and Communication), Siddaganga Institute of Technology, (VTU, Belgaum)
Professional Experience
  1. Assistant Professor (EEE Department) - BITS-Pilani, Hyderabad Campus, India, November 2018 - Till date
  2. Visiting Faculty (EEE Department) - BITS-Pilani, Hyderabad Campus, India, July 2018 - November 2018
  3. Lecturer (EEE Department) - BITS-Pilani, Hyderabad Campus, India, November 2011 - July 2018
  4. Project Engineer (Microsoft Offshore Development Center) - Wipro Technologies, India July 2006 - June 2008
 Journal Reviewer
  • IEEE Transactions on Circuits and Systems II: Transaction Briefs 
  • IEEE Transactions on Nanotechnology
  • IEEE Access
  • IET Circuits, Devices and Systems
  • IET Computers and Digital Techniques
  • International Journal of Electronics (Taylor and Francis)
  • Mathematics (MDPI)             
 Awards and Recognitions
  • Received ”Certificate of Appreciation” for mentoring Projects, Texas Instruments, 2015
  • Received ”Certificate of Appreciation” from Texas Instruments for organizing ”Texas Instruments Analog Design Contest” at BITS-Pilani, Hyderabad Campus, 2014
  • Received fellowship to attend VLSI Design conference, a reputed conference in field of VLSI, in 2012 and 2014.
  • Received “Bronze Leaf Certificate” for paper titled “2:1 Multiplexer based design for ternary logic circuits,” at IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), 2013.
  • Presented a paper at The Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimeAsia) held at University of Macau, Macau (SAR) China during 6-7 October 2011.
  • Qualified in Graduate Aptitude Test in Engineering (GATE)-2009 with a percentile score of 91.67.
  • Received excellence award as the “Best Campus Recruit” during first year at Wipro Technologies.

Quick Links

    An Institution Deemed to be University estd. vide Sec.3 of the UGC Act,1956 under notification # F.12-23/63.U-2 of Jun 18,1964

    © 2022 Centre for Software Development,SDET Unit, BITS-Pilani, India.

    Designed and developed by fractal | ink design studios